Skip to content

Hardware Architectures for Digital Signal Processing

    • Home
    • Team
      • Professors
      • Researchers
      • PostDoc
      • PhD Students
    • Teaching
      • Exams Enrollment during COVID-19
      • CdS Ing. Elettronica
      • MS Mechatronics Eng.
      • Bach. Eng. Sciences
      • Ingegneria Informatica
    • Research
      • Activities
      • Publications
    • Collaborations
    • About us
      • Where we are
    • User Area
      • Log In
      • Register
  • Home
  • Team
    • Professors
    • Researchers
    • PostDoc
    • PhD Students
  • Teaching
    • Exams Enrollment during COVID-19
    • CdS Ing. Elettronica
    • MS Mechatronics Eng.
    • Bach. Eng. Sciences
    • Ingegneria Informatica
  • Research
    • Activities
    • Publications
  • Collaborations
  • About us
    • Where we are
  • User Area
    • Log In
    • Register

Where we are

Latest Updates

Teaching
  • Progetto di Circuiti e Sistemi VLSI (PCSV) – 9 CFU 12 Settembre 2022
  • Elettronica per le Telecomunicazioni (ETE) – 12 CFU 20 Giugno 2022
  • Sistemi Digitali per l’Elaborazione di Segnali ed Immagini (SDESI) – 6 CFU 20 Giugno 2022
  • Electronics IoT and Embedded Systems (EIES) – 2nd part 6 of 12 CFU 27 Aprile 2022
  • <<
  • 1
  • 2
  • 3
  • >>

Info

HARDWARE ARCHITECTURES FOR
DIGITAL SIGNAL PROCESSING LAB.

University of Rome Tor Vergata
Dept. of Electronic Engineering
Via del Politecnico 1, 00133, Rome, Italy
Building “Ingegneria dell’Informazione”, 2nd floor

Useful Links

  • University of Rome Tor Vergata
  • Engineering Macro-area
  • Dept. of Electronic Engineering
  • Course of Study in Electronic Engineering
  • Master of Sciences in Mechatronics Engineering

Categories

Copyright © 2023 Hardware Architectures for Digital Signal Processing. Tema di ILOVEWP