Skip to content

Hardware Architectures for Digital Signal Processing

    • Home
    • Team
      • Professors
      • Researchers
      • PostDoc
      • PhD Students
    • Teaching
      • Exams Enrollment during COVID-19
      • CdS Ing. Elettronica
      • MS Mechatronics Eng.
      • Bach. Eng. Sciences
    • Research
      • Activities
      • Publications
    • Collaborations
    • About us
      • Where we are
    • User Area
      • Log In
      • Register
  • Home
  • Team
    • Professors
    • Researchers
    • PostDoc
    • PhD Students
  • Teaching
    • Exams Enrollment during COVID-19
    • CdS Ing. Elettronica
    • MS Mechatronics Eng.
    • Bach. Eng. Sciences
  • Research
    • Activities
    • Publications
  • Collaborations
  • About us
    • Where we are
  • User Area
    • Log In
    • Register

Where we are

Latest Updates

Teaching
  • Elettronica Digitale (ED) – 12 CFU 6 Marzo 2021
  • Fondamenti di Elettronica II parte (FdE) – 4.5 di 9 CFU 6 Marzo 2021
  • Laboratorio di Elettronica Digitale (LED) – 6 CFU 20 Gennaio 2021
  • Electronics IoT and Embedded Systems (EIES) – 2nd part 6 of 12 CFU 13 Agosto 2020
  • 1
  • 2
  • 3
  • >>

Info

HARDWARE ARCHITECTURES FOR
DIGITAL SIGNAL PROCESSING LAB.

University of Rome Tor Vergata
Dept. of Electronic Engineering
Via del Politecnico 1, 00133, Rome, Italy
Building “Ingegneria dell’Informazione”, 2nd floor

Useful Links

  • University of Rome Tor Vergata
  • Engineering Macro-area
  • Dept. of Electronic Engineering
  • Course of Study in Electronic Engineering
  • Master of Sciences in Mechatronics Engineering

Categories

Copyright © 2021 Hardware Architectures for Digital Signal Processing. Tema di AcademiaThemes

[ Placeholder content for popup link ] WordPress Download Manager - Best Download Management Plugin