Last Updates:

  • 20-11-2017: Si comunica che Venerdì 24/11/2017 e Mercoledì 06/12/2017 alle ore 9.30 in aula B16 si terranno due esercitazioni in vista della prova scritta straordinaria che si terrà Mercoledì 13/12/2017 alle ore 14.30 in aula C1. Per poter sostenere la prova del 13/12/2017 è obbligatoria la prenotazione da effettuare utilizzando il form disponibile al link in fondo a questa pagina (Exam Enrollment).
  • 17-10-2017: Si comunica che domani 18-10-2017 al posto della lezione si terrà un seminario dal titolo il seminario dal titolo "Nuove architetture di processing con piattaforme Intel" alle ore 11.30 presso l'aula Leonardo.

Professors:

Gian Carlo Cardarilli

E-mail: This email address is being protected from spambots. You need JavaScript enabled to view it.

Tel.: +39 06 72597324

Stefano Bertazzoni

E-mail: This email address is being protected from spambots. You need JavaScript enabled to view it. 

Tel.: +39 06 7259....


Tutors: Luca Di Nunzio, Rocco Fazzolari

E-mail: This email address is being protected from spambots. You need JavaScript enabled to view it. - This email address is being protected from spambots. You need JavaScript enabled to view it. 

Tel.: +39 06 72597810


The course is divided in two parts. The first one is tought by prof. Cardarilli while the last part is tought by prof. Bertazzoni. 


Book: Introduction to Digital Systems

Authors: Milos Ercegovac, Tomas Lang, Jaime H. Moreno

Course Program first part (chapters 9,10,11 and 14 of book + handouts):

  • Standard Combinational Modules: Encoders/Decoders, Multiplexers/Demultiplexers, Shifters
  • Arithmetic Combinational Modules and Networks: Adders, Comparators, Multipliers
  • Standard Sequential Modules: Registers, Shift Registers, Counters, Multimodule Systems
  • Data and Control Subsystems: Data Subsystem, Control Subsystem, Microprogrammed Controller
  • Analog to Digital and Digital to Analog Conversion
  • Analog to Digital Coverters: Dual Slope ADC, Successive Approximations ADC, Flash ADC
  • Digital to Analog Convertes: R-2R DAC, Weighted Resistors DAC
  • Memories: SRAM, DRAM
  • Introduction to VHDL

 

Book: ...

Author: ...

Course Program second part:

  • ...

Teaching Material (only for registerd users)

For FPGA laboratory please donwload and install Xilinx Vivavo Suite: https://tinyurl.com/vivado

 Prima parte (prof. Cardarilli)  Seconda parte (prof. Bertazzoni)

Exam Enrollment (only for registerd users)


 

We would like to thank XILINX for the hardware and software donation.