Skip to content

Hardware Architectures for Digital Signal Processing

Home
Team
Teaching
Research
- Activities
- Publications
Collaborations
About us
- Where we are
User Area
- Log In
- Register

Home
Team
Teaching
Research
- Activities
- Publications
Collaborations
About us
- Where we are
User Area
- Log In
- Register

Exams Enrollment valid during COVID-19 Outbreak

17 Maggio 2020Prenotazioni

For exam enrolling you must be logged. Please login or register first.

Latest Updates

Teaching

Elettronica Digitale (ED) – 12 CFU 14 Gennaio 2022
Fondamenti di Elettronica II parte (FdE) – 4.5 di 9 CFU 27 Maggio 2021
Elettronica per le Telecomunicazioni (ETE) – 12 CFU 24 Aprile 2021
Progetto di Circuiti e Sistemi VLSI (PCSV) – 9 CFU 24 Aprile 2021

1
2
3
>>

Ricerca per:

Nome utente o email

Password

Ricordami

Info

HARDWARE ARCHITECTURES FOR
DIGITAL SIGNAL PROCESSING LAB.

University of Rome Tor VergataDept. of Electronic EngineeringVia del Politecnico 1, 00133, Rome, ItalyBuilding “Ingegneria dell’Informazione”, 2nd floor

Useful Links

University of Rome Tor Vergata
Engineering Macro-area
Dept. of Electronic Engineering
Course of Study in Electronic Engineering
Master of Sciences in Mechatronics Engineering

Categories

Categories

Copyright © 2022 Hardware Architectures for Digital Signal Processing. Tema di AcademiaThemes